Click here to Skip to main content
Click here to Skip to main content
Add your own
alternative version

Tagged as

Avoiding and Identifying False Sharing Among Threads

, 2 Jun 2010 CPOL
In symmetric multiprocessor (SMP) systems, each processor has a local cache. The memory system must guarantee cache coherence. False sharing occurs when threads on different processors modify variables that reside on the same cache line. Learn methods to detect and correct false sharing.

Editorial Note

This article is in the Product Showcase section for our sponsors at CodeProject. These reviews are intended to provide you with information on products and services that we consider useful and of value to developers.

Statistics


License

This article, along with any associated source code and files, is licensed under The Code Project Open License (CPOL)

Share

About the Author

Intel ISN

United States United States
No Biography provided

| Advertise | Privacy | Terms of Use | Mobile
Web04 | 2.8.141223.1 | Last Updated 2 Jun 2010
Article Copyright 2010 by Intel ISN
Everything else Copyright © CodeProject, 1999-2014
Layout: fixed | fluid