Click here to Skip to main content
14,601,203 members

Scalable Processor Arrays for Cybernetic Control

22 Dec 2012GPL3
Architecture for scalable arrays of PIC processors; each processor is responsible for all aspects of control in a single dimension, using a PID algorithm.
We're sorry, but the article you are trying to view was deleted at 7 Jan 2013.

Please go to the Hardware & System Table of Contents to view the list of available articles in this section.