Scalable Processor Arrays for Cybernetic Control

_beauw_

3 Mar 2012GPL3

27.7K

506

Architecture for scalable arrays of PIC processors; each processor is responsible for all aspects of control in a single dimension, using a PID algorithm.

This is an old version of the currently published article.

We're sorry, but the article you are trying to view was deleted at 7 Jan 2013.

Please go to the ASM Table of Contents to view the list of available articles in this section.